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ABSTRACT 
At present, the relat ionship between fault coverage 
of LSl circuit tests and the tested product quality is 
not sat isfactor i ly understood. Reported work on 
integrated circuits predicts, for an acceptab le  field 
reject rate, a fault coverage that is too high (99 per- 
cent or higher). This fault coverage is difficult to 
achieve for LSl circuits. 
This paper proposes a model of fault distribution 
for a chip. The number of faults on a defective chip is 
assumed to have a Poisson density for which the 
average value is determined through exper iment  on 
actual chips. The procedure, which relates the model 
to the chip being studied, is simple; one or more 
fabr icated chip lots must be tested by a few prelim- 
inary test patterns. Once the model is character ized,  
the required value of fault coverage can be easily 
determined for any given field reject rate. The main 
advantage of such a model is that it adapts itself to 
the various character ist ics  of the chip (technology, 
feature size, manufactur ing environment, etc.) and the 
fault model (e.g., stuck-type faults). As an example, 
the technique was applied to an LSl circuit; realistic 
results were obtained. 
1. INTRODUCTION 
Tests for a large LSI circuit consist of patterns, 
applied to the input pins, that exercise either some 
or all circuit functions. Certain functions have 
faults that may be sensitive to data patterns, but in 
most cases, for practical reasons, tests cannot use 
exhaustive data patterns. Therefore, even though 
the circuit passes the tests, there is no guarantee 
that the circuit is fault-free. Thus, there is a need 
for determining how well a test can isolate a faulty 
circuit. 
Fault coverage obtained from a fault simulator is 
a commonly used criterion for judging the quality of 
tests. Since most present-day fault simulators can 
simulate only the single stuck-type faults, fault cov- 
erage usually refers to the percentage of these 
faults detected by the tests. Faults on an actual LSI 
chip, however, are caused by physical defects, such 
as shorts or breaks in metallization or diffusion 
runs, shorting of the substrate with metallization or 
diffusion, etc. [1]. Although many of these physical 
faults can be detected by tests that detect the sin- 
gle stuck-type faults, it is difficult to determine 
which faults may have been left undetected [1-3]. 
Also, the detection of multiple stuck-type faults is 
not assured by the single-fault ests [4, p. 21]. 
Since stuck-type faults represent only a portion 
of all possible faults, the coverage of stuck-type 
faults can only be regarded as a figure of merit for 
the tests. In this paper, we try to answer the ques- 
tion: how is this figure of merit related to the qual- 
ity of the tested product? The desired value of the 
Single stuck-type fault coverage would depend, of 
course, on circuit implementation, technology, 
manufacturing environment, and the required quality 
level of the tested product. 
As a rule, test designers attempt to provide as 
close to lO0-percent fault coverage as possible. 
However, test development and test application 
costs increase very rapidly as we approach this 
goal. In reality, a large circuit may have redundan- 
cies that make the testing of certain faults impossi- 
ble or irrelevant. Locating redundancies is a tedi- 
ous process for which no automatic method is avail- 
able. If complete design verification could be 
achieved, the undetected faults could be ignored as 
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redundant .  However,  no sat is factory  method of gen- 
erat ing such tests is known. 
All faults do not occur  with the same frequency.  
The relat ive f requency  of occur rence  depends  on 
the technology,  design rules, product ion  environ- 
ment, etc. The evaluat ion of tests, therefore,  should 
cons ider  these factors.  The method descr ibed in 
this paper  is based on a model  of fault d istr ibut ion 
for the chip. Distr ibut ion parameters  are deter-  
mined exper imenta l ly  by examin ing  an actual  chip 
product ion lot. An analys is  then gives the value of 
fault coverage required for a given qual i ty  (field 
reject  rate [5]) of the tested chips.  A previous 
at tempt  [5] was based on a more restr ict ive model  
for fault d istr ibut ion.  It p roduced sat is factory 
results for ch ips  with high yield ( typ ica l ly  SSI and 
MSI) but fau l t -coverage values for larger ch ips  with 
lower  yield were too pess imist ic .  Our analys is  is 
not restr icted to chips of any part icu lar  type or size, 
and can be appl ied  to all scales of integrat ion.  
2. DEFIN IT IONS 
A Chip area 
D o Defect densi ty  
f Fault coverage 
m Number  of faults covered by tests 
n Number  of faults present  on a 
chip 
n o Average number  of faults on a 
defect ive chip 
nav Average number  of faults on a 
chip 
N Total number  of poss ib le  faults 
on a chip 
p (n)  Probabi l i ty  of exact ly  n faults 
being present  on a chip 
P(f) Probabi l i ty  of a chip being found 
faulty when tested to a fault cov- 
erage f 
qk(n) Probabi l i ty  of detect ing exact ly  k
faults when the chip has n faults 
present  
r( f )  Field reject  rate for fault cover-  
age f 
y Y ie ld of chips (probabi l i ty  of a 
manufactured  chip being good) 
Ybg(f) Probabi l i ty  of a faulty chip being 
tested as good when the fault 
coverage of tests is f 
,~ A parameter  depend ing  on the 
var iance of D o 
3 .  STAT IST ICAL  MODEL 
Assume that an integrated c i rcu i t  chip has n 
faults. A l though a chip can have several  types of 
faults, we assume that they are equiva lent  to n 
s ing le -s tuck  type faults. In other words,  the faults 
present  on the chip can be detected by tests that 
detect  n s tuck - type  faults. Further assume that the 
yield of good chips is y, and that the number  of 
faults, n, on a faulty chip has a Poisson distr ibut ion 
([6], p. 156): 
(no -1 )n - t  - (no- l )  
p(n) = ( l - -y )  e 
(n - - l ) !  
n = 1,2,3 .... 
p (0) = y, 
(1) 
where n o is the average number*  of faults on a 
faulty chip. In the above express ion,  the Poisson 
density funct ion was shifted to the right by one unit, 
s ince it was used for the probabi l i ty  of the number  
of faults on a defect ive chip, i.e., n ~ 0, 
n = 1 ,2 ,3 , . . -  From (1), the average number  of 
faults is obta ined as 
nay = ~ n p (n)=(1- -y )n  0. (2) 
n=O 
Indeed, the number  of terms in this summat ion  
should be equal  to the max imum number  of faults 
N. In pract ice,  however,  the value of n o is much 
smal ler  than the max imum number  of faults, and the 
use of the infinite sum, which a l lows a s imple result, 
is numer ica l ly  quite accurate.  The d istr ibut ion of 
faults, as given by (1), is character ized by the two 
parameters ,  y and n o . 
Further, we assume that the yield y of the chip is 
known, at least approx imate ly .  In fact, yield of 
integrated c i rcui ts  has been wide ly  studied in the 
past [7-12].  The fo l lowing formula is often used for 
ca lcu lat ing chip yield [1 1,12]: 
1 
y =(I_t_XDoA ) x (3) 
Note that the parameter n o is different from the average 
number of physical defects (DoA), which is used for 
calculating chip yield. In a high-density circuit, a physical 
defect can produce several logical faults. 
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where  
A = chip area, 
D o = average number  of defects  per unit area, and 
D 2 X = var iance of D O . 
The parameters  D O and X can be determined ei ther  
exper imenta l ly  [10], or f rom'  results on ch ips  
manufactured  by the same process ing  system. 
The est imat ion of the remain ing  parameter ,  n o , 
wil l  be d i scussed  later. 
4. PROBABIL ITY  OF ISOLAT ING A 
FAULTY  CHIP  
Assume that the total  number  of poss ib le  faults 
on a chip is N, where  N >> n o . We test these 
ch ips  by the tests that detect  m faults. Fault  cover-  
age is then f = m/N.  Let qk(n)  be the probab i l i ty  
of detect ing  exact ly  k faults  when a chip has n 
faults present  on it. 
An express ion  for qk(n)  may be obta ined by an 
ana logy  to the s tat is t ic ian 's  game of se lect ing a ball  
from an urn. V isual ize N balls, one cor respond ing  
to each poss ib le  fault. Of these, exact ly  n are 
black,  represent ing  the actual  faults on the chip. 
The remain ing  N--n bal ls are whi te  and s imply  
represent  the sites of faults  that are not present.  
Each fault covered by the tests is v iewed as one 
ball se lected wi thout  rep lacement  from the urn. 
Then qk(n)  is the probab i l i ty  of drawing exact ly  k 
b lack bal ls in m se lect ions  and is given by the 
hypergeometr i c  dens i ty  funct ion ([6], pp. 43-44) :  
Nmn 
qk (n)  -- (4) 
The probab i l i ty  of pass ing the chip, having n faults, 
as good, is 
(N;n) 
qo(n)  = - -  - -  ( l - - f )  n , (5) 
where  f = m/N is the fault coverage of tests. The 
above approx imat ion  is quite accurate  for 
n -<< ~/N(1- - f ) / f  , and it wil l  be used in the fo l low-  
ing analys is .  For larger values of n, a better  
c losed- fo rm express ion  is der ived in the Appendix ,  
where  the accuracy  of (5) is also d iscussed.  
Since the number  of faults n on a bad chip is a 
random number,  the probab i l i ty  (or y ie ld)  of a bad 
chip being tested good, is given by 
N 
Ybg(f)  = ~_# qo(n)  p (n )  . (6) 
n=l 
Subst i tut ing from (1) and (5), and s impl i fy ing,  we 
get 
Ybg(f ) ~-~ (1 - - f ) (1 - -y )e  - (n° - l ) f  (7) 
The field reject  rate r ( f )  is def ined as the ratio of 
the number  of bad ch ips  tested good to the number  
of all ch ips that are tested good [5]. Therefore,  
r ( f  ) = Ybg(f ) /[y-FYbg(f )] . 
and by subst i tut ing from (7), we obtain 
r ( f )  (1 - - f ) (1 - -y )e - (n° - l ) f  
= (8) 
y -t- (1 - - f ) (1 - -y )e  - (n° - l ) f  " 
Figure 1 shows a plot of (8) for two di f ferent  yields,  
y =0.80  and 0.20. In each case two curves 
cor respond ing  to no= 2 and 10 are drawn.  The 
graph i l lustrates the dependence  of test results  on 
the parameter  n o . Cons ider  a yield of 80 percent ,  
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Fig. 1 Field reject rate for two chips with yields of 80 
percent and 20 percent. 
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say, for an MSI chip. If we wish to test the chip for 
a field reject  rate be low 0.5 percent,  the fault cover-  
age should be 95 percent  for n o = 2 or 38 percent  
for no= 10. Similar ly,  for a yield of 20 percent  
(which is c loser  to LSI), one would  requi re  a fault 
coverage of 99 percent  or 63 percent  depend ing  on 
whether  n o is taken as 2 or 10. Intuit ively,  we 
would expect  a smal ler  chip to have fewer  faults 
than a la'rger chip. Thus one might have a smal ler  
value of n o for MSI ch ips  and a higher value for LSI 
chips. A higher value of n o , however,  requires a 
lower fault coverage for a given field reject  rate, 
ind icat ing that for LSI chips,  a relat ively lower  fault 
coverage might be adequate.  As pointed out earl ier, 
the parameter  n o not only depends  on the chip size, 
but may also be a funct ion of technology,  design 
rules, process ing  envi ronment ,  etc. We will, there-  
fore, use an exper imenta l  p rocedure  for determin ing  
this parameter .  
5. DETERMINAT ION OF n o 
Cons ider  the fract ion of chips re jected by tests 
having a fault coverage f .  This fract ion is equal  to 
the fo l lowing probabi l i ty :  
P ( f )= 1 - -y  -- Ybg( f ) .  
Subst i tut ing from (7), we get 
P( f  ) = (1- -y) [1- - (1- - f  )e - (n° - l ) f  ] . (9) 
For a given chip, the yield y can be ca lcu lated from 
(3). To determine  n o , we start with a set of test pat- 
terns that need not have a high fault coverage.  
These patterns are evaluated on a fault s imulator  in 
the same order as they would be appl ied  to the 
chip. A cumulat ive  fault coverage as a funct ion of 
the number  of test patterns is obta ined.  Next, the 
patterns are used for test ing ch ips  being produced 
in the process ing  line. A chip is re jected at the first 
pattern it fails. A suf f ic ient ly  large number  of ch ips  
(say 100 to 200) are tested so that the cumulat ive  
fract ion of re jected ch ips  can be plotted as a func-  
tion of the fault coverage.  The ca lcu lated  yield P( f )  
as computed  from (9), is also plotted on the same 
graph for var ious values of n o . The value of n o 
c losest  to the exper imenta l  curve is se lected for 
use in the ca lcu lat ion of the required fault coverage.  
Exper ience  has shown that in LSI test ing, a large 
proport ion of ch ips  is re jected by the first few test 
patterns. Thus, a graph of the fract ion of re jected 
chips and P( f )  exhib i ts  a steeply r is ing st ra ight - l ine  
behavior  near the origin. The exper imenta l  value of 
this s lope can also be used for determin ing  n o , 
s ince from (9) 
p, ( f )  dP( f )  _ ( l _y ) [ l _F ( l _ f ) (no_ l ) ]e - (no -1) f  
d f  
and 
P ' (0)  = (1- -y)n  o . (10) 
Not ice that the s lope P'(0)  is equal  to the average 
number  (nay) of faults as given by (2). One can 
determine  an exper imenta l  value of P'(O) by apply-  
ing a re lat ively smal l  number  of test patterns to the 
chips. Also, when the yield is not known, 
n o ~-- P'(O) can be used as an est imate.  Notice that 
P'(O) wil l  be a c lose approx imat ion  for n o for low 
yield chips. Since, for a nonzero yield, P'(0) < n o , 
using P'(O) in p lace of n o wil l  give a pess imist ic  (or 
safe) value of fault coverage.  In Fig. 1, a lower 
value of n o means a higher fault coverage for a 
given field reject rate. 
An example  using the procedures  for determin-  
ing n o as out l ined here wil l  be given in a later sec- 
tion. 
6. DETERMINAT ION OF THE REQUIRED 
FAULT  COVERAGE 
Once n o has been evaluated for a chip, the 
required fault coverage for any spec i f ied field reject 
rate can be computed  from (8). It is, however,  not 
very convenient  to solve (8) for f .  If the required 
field reject  rate is r, then from (8), we get 
(1 - - r ) (1 - - f )e  - (n° - l ) f  
y = (11) 
r _F ( l _ r ) ( l _ f )e - (no -1) f  • 
The result is p lotted in Figs. 2, 3, and 4 for 
r =0.01 ,0 .005and 0.001, respect ively .  Fault cover- 
age can be easi ly obta ined from these graphs. For 
example,  if the field reject  rate was spec i f ied as one 
in a thousand,  i.e., r =0.001,  then from Fig. 4, for 
yield, y = 0.3 and n o = 8, the fault coverage should 
be about 85 percent.  
7. EXAMPLE 
As an example,  cons ider  an LSI chip conta in ing 
about 25,000 t rans is tors  for which test patterns had 
been evaluated on the LAMP fault s imulator  [13]. 
Results used here were obta ined from test ing 
wafers on the Fairchi ld Sentry test system [14]. 
Y ie ld for this chip was est imated to be about 7 per- 
cent. The test pattern number,  on which the chip 
first fai led, was recorded.  The cumulat ive  number 
of fai l ing ch ips  as a funct ion of the fault coverage is 
shown in Table 1. The procedure  for obta in ing the 
entr ies in this table can be understood by examin-  
ing the first line. After the init ia l izat ion sequence,  
on the first pattern at which the tester  strobed the 
chip output,  113 of 277 (i.e., 41 percent)  chips 
fai led. From fault s imulat ion,  the fault coverage on 
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Fig. 3 Fault coverage required for a field reject rate of 
1 -in-200. 
this pattern was obta ined as 5 percent.  The results  
of Table 1 are p lotted in .Fig. 5, where  a fami ly  of 
curves, P(f) versus f for n o= 1 through 12, is also 
plotted. The exper imenta l  po ints  c losely  match the 
curve Corresponding to n o= 8. Also, if we approx i -  
mate the s lope of P(f) at the origin from the data in 
the first l ine in Table  1, we get 
P ' (0 )=0.41/0 .05=8.2 .  From (10), n o= 8.2/0.93 
= 8.8.  
TABLE 1 
Result  of Chip Test 
Y ie ld _~ 0.07 
Total number  of ch ips  = 277 
Fault  Coverage 
(percent)  
5 
8 
10 
15 
20 
30 
36 
45 
50 
65 
Cumulat ive  
Number  of 
Chips Fai led 
113 
134 
144 
186 
209 
226 
242 
251 
256 
257 
Cumulat ive  
Fract ion of 
Chips  Fai led 
0.41 
0.48 
0.52 
0.67 
0.75 
0.82 
0.87 
0.91 
0.92 
0.93 
Taking n o = 8, we not ice from Fig. 2 that for a 1 
percent  field reject  rate, the fault coverage should 
be about  80 percent.  As Fig. 4 indicates,  the fault  
coverage should be improved to 95 percent  in order  
to achieve a field re ject  rate of 1 - in - lO00.  
The above conc lus ions  di f fer s ign i f i cant ly  from 
those obta ined in [5], where  the field re ject  was 
obta ined as 
r - - - - - ( i - -y ) (1 - - f ) .  
From this formula,  for r =O.01 ,  y =0.07 ,  we get 
f = 99 percent  and for r = 0.001, f = 99.9 percent.  
These fault coverages  are s ign i f icant ly  h igher  than 
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Fig. 5 Determination of n o from experimental data. 
those obta ined by the analys is  presented here and, 
in fact, represent  a lmost  unach ievab le  goals for LSI 
c ircuits.  Our analys is  would  have given s imi lar  
results  for n o=3 or 4. But n o= 3 or 4 produces  a 
P( f )  versus f curve that d isagrees  s ign i f icant ly  
with the exper imenta l  result  (Fig. 5). 
If a large chip can be cons idered  to be com- 
posed of several  smal ler  chips, the average number  
of faults on a large faulty chip would  be higher. 
Also, for a given chip area , -one  would  expect  the 
average number  of logical  faults to be higher for 
greater  c i rcu i t  dens i ty  (e.g., in case of f ine- l ine tech-  
nology). The strength of our model  l ies in the 
exper imenta l  process  by which the model  parameter  
(n o ) is determined for the actual  chip being studied.  
The fault model  used in determin ing the fault cover-  
age (e.g., s tuck - type  faults)  a lso in f luences the 
value of n o . For instance,  let us assume that the 
tests that detect  s tuck - type  faults detect  only a few 
actual  fault modes of the chip. As the tests are 
appl ied,  the chips are re jected at a s lower  rate (Fig. 
5) and we get a smal ler  value of n o . This means 
(Figs. 2,3,4) that the fault coverage (as measured in 
terms of s tuck - type  faults) should be higher. 
8. CONCLUDING REMARKS 
In addit ion to determin ing  fau l t -coverage require-  
ments for a ch ip -process ing  line, the techn ique  
presented  here, has other  app l i ca t ions  such as the 
predict ion of the inf luence of f ine- l ine techno logy  on 
the test ing problem. A given circuit,  when imple-  
mented with finer design rules, occup ies  a smal ler  
area. The yield, largely dependent  on chip area, 
would  be higher. In Figs. 2, 3, and 4, a higher yield 
ind icates  a lower  fau l t -coverage requ i rement  if n o 
remains  fixed. However,  when the c i rcu i t  is shrunk 
into finer features,  one expects  many logical  faults 
to be produced by a phys ica l  defect. This 
phenomenon could result  in a higher value of n o , 
thereby further reduc ing the fau l t -coverage require-  
ment. 
In our theory, we have int roduced a new parame-  
ter, n o , the average number  of faults on a defect ive 
chip. No at tempt has been made to relate n o to the 
yield. Yield, which has been extens ive ly  studied in 
the past, is known to depend on chip area and 
defect density.  The average number  of faults also 
depends  on chip area and defect  density. Further 
work should establ ish at least an empi r ica l  relat ion- 
ship between yield and average number  of faults. 
Since complet ion  of this work,  we have learned 
of s imi lar  work  being pursued e l sewhere  [15]. 
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APPENDIX  
Approximations for q o(n) 
Start ing with equat ion (5), 
(A . I )  
(N - -m ) (N- -m- -1 )  . . . (N - -m- -n - t - I )  
N(N--1) . . .  (N--n-F1) 
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qo(n)= From [16, p. 55], 1-- 1-- 1+-~-1 + -t- . . . .  . .  
N--m N 
1-- n--1 1-t- n--1 -F - I - . . -  
N--m N 
{on,n, ,  
qo(n) = 1-- exp 2N(N--m) 
l _mn(n_ l ) (n_  1_) } 
_ 3 2 
N2(N--m ) 
m-I-1 .. +1__~.  
~-- 1-- 1 N(N--m) N 2 
Since lim 
N~co 
1-- (n--1)(m-Fn--1) -i- 
N (N-m)  
= exp(--x), for large N, we have 
qo(n) 
m+l  +1  xo{ 
{ (n--1)(m-l-n--1) -F exp N (N- -m)  
=I,  ]nx 
expS - (m-F1) -t- 2(m-t-2) +" "Jr (n--1)(m-Fn--1) 
L N(N--m) 
+ 12+22+ • . . +(n - - l )  2 [ 
N 2 
o 
= 1-- exp N(N--m) 
[ n f = 1-- exp 2N(N--m) 3N " 
Subst i tut ing  f =-~--, and for large N, 
. fn (n -1 )  } 
qo(n) ~-- ( l - f )  n exp 2N(1- - f )  " (A.2) 
Also, 
qo(n) ~ ( l - - f )  n (A.3) 
where  the condi t ion  for the last approx imat ion  is 
n 2 << N(1- - f ) / f .  The values of qo(n), as computed  
from (A.1), (A.2), and (A.3) are p lot ted in Fig. 6. For 
n ~ 4, all three values are the same. For larger n, 
the approx imat ion  (A.2) stil l  co inc ides  with the 
exact  value (A.1). The error of (A.3) is smal l  but can 
be not iced.  
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